I. INTRODUCTION
O VER the past one and a half decades, various impedanceor Z-source inverters (ZSIs) [1] have been proposed for voltage-boosting by including a unique shoot-through (ST) state in the power circuit. Most of them have aimed to achieve a high step-up gain without excessively lowering the inverter modulation ratio. For instances, in [2] , diode-capacitor units have been introduced to the most elementary ZSI, while in [3] , a cascaded quasi-ZSI (QZSI) has been proposed. But, in both ZSIs, their number of components may increase significantly, depending on the extent of improvement targeted.
They may therefore not be as competitive as the high frequency transformer isolated ZSI proposed in [4] , where an isolated transformer has been used for gain boosting. The tradeoff is an extra switch, which may complicate the gate-driving and protection. To avoid that switch, while still relying on magnetics for Manuscript received January 17, 2018; revised March 7, 2018 voltage-boosting, coupled-inductor impedance-source inverters (CISIs) may be better choices [5] - [11] . Nevertheless, they are commonly burdened by high voltage spikes at their dc-links, caused by the interruption of leakage currents of coupled inductors. Some absorbing circuits for lowering these voltage spikes, and then absorbing the interrupted leakage energies, are thus necessary. In [5] , the absorbing circuits proposed are an active snubber and a passive clamp, which can respectively be used with the T-source inverter. The active snubber includes an extra switch, while the passive clamp carries a large circulation current. They are thus not optimal solutions. Two other clamping circuits have been proposed in [12] and [13] , but an impedance-source inverter protected by either of them will suffer small voltage spikes on the dc-link from the ST to the non-ST (NST) states unintentionally. Yet another recycling circuit has been proposed in [14] , which although can generate a high gain and eliminate the dc-link spikes, but can only be used with a traditional coupled-inductor converter.
There are hence many existing challenges yet to be resolved, which this letter has attempted by proposing a family of 12 high step-up CISIs. Basic idea of the proposed inverters is to appropriately add novel absorbing circuits to the traditional CISIs. The absorbing circuits can then recycle leakage energies timely during state transitions, which upon ensured, greatly reduce transient voltage spikes at dc-links of the inverters. Besides, compared with the traditional CISIs, the proposed inverters generate higher gains, even though they share the same ST and NST operating principles. Their similar operating principles have also rendered a full presentation of all mathematical derivations for the 12 inverters as unnecessarily duplicative. Therefore, only mathematical derivation for the diode-assisted (DA) Y-source inverter (YSI) has been presented, but for better gain comparison, final expressions for the 12 inverters have been summarized as a table to be discussed later.
II. TOPOLOGIES
A family of 12 CISIs with effective absorbing circuits is provided in Fig. 1 , where their respective absorbing circuits have been drawn in red. The remaining components in black are existing CISIs proposed in the literature, but they are not 0885-8993 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. practically ideal because of high voltage spikes. Additionally, in each topology, L couple represents its coupled inductor, which can be the Y-type [8] , T-type [5] , Δ-type [9] , LCCTtype [15] or Г-type [7] , as shown in Fig. 2 . The resulting 12 topologies can then be categorized into four types, named respectively as the T-source, quasi-Z-source, LCCT, and DA types, according to their applications and structures. Irrespective of that, certain general features can be observed from the 12 topologies. For instance, topology 1 uses minimum components, which may eventually lead to a reduction of volume and cost. However, it carries a discontinuous input current, and may hence not be suitable for photovoltaic systems. Topology 2 can smooth its input current, but only if its ratio of C 2 to C 1 matches strictly with its magnetic turns ratio. This strict requirement is however not applicable to topology 3, since it has an inductor in series with its input source. Nevertheless, the above three topologies can be commonly categorized as the T-source type, since their existing coupled inductors in black effectively form T-shaped structures.
The same inductive smoothing of input current has also been ensured by topology 4, which in addition, generates the highest boost among the 12 topologies. Topologies 5 to 9 have, in fact, been modified from topology 4 to introduce different current and voltage stresses. For example, by connecting the negative terminal of C 3 to the positive terminal of C 1 in topology 4, topology 6 is formed with a decreased voltage stress across C 3 . Topologies 4 to 9 can therefore be grouped together under quasi-Z-source type, since their existing circuits in black resemble the quasi-Z-source inverter found in [16] .
As for topology 10, it can better prevent saturation of its coupled inductor, because of two capacitors connected in series with windings of L couple in Fig. 1(j) . A third capacitor at terminal 2 of L couple is however absent, but according to circuit laws, no dc current will still flow through that terminal. The concept here is thus similar to the existing LCCT-type CISI, whose two windings are also in series with two capacitors. Thus, topology 10 is categorized under the LCCT type. Topologies 11 and 12 are considered as the DA type, since they use more diodes than capacitors for voltage boosting. The DA-type CISIs will III. OPERATIONAL PRINCIPLES Fig. 3 shows the DA DA-YSI, derived from topology 11 in Fig. 1 . For conciseness, its inverter bridge and load have also been replaced by a switch SW and a current source in parallel, while its coupled inductor has been modeled by a leakage inductance and three ideal windings. Fig. 4 shows its operational modes, while Fig. 5 shows the key waveforms accompanying these modes. Both figures are now described, as follows.
ST [t 0 , t 1 ]: Switch SW, diodes D 1 and D 3 conduct, while diode D 2 is reverse-biases, leading to Fig. 4(a) . The coupled inductor is thus clamped by C 1 and C 4 . Moreover, a large voltage v LK appears across the leakage L K to force its current down rapidly. During that time, source V in also charges L in , which when considered with other observations, yields the following
(1)
where d is the ST duty ratio, and K is the winding factor. ST [t 1 , t 2 ]: Current through leakage L K reaches zero, causing the diode D 1 to reverse-bias in Fig. 4(b) Fig. 4(c) . Conduction of D 3 is particularly necessary, in order to carry most current through L in , as leakage current through L K increases gradually from zero. The increase in leakage current is, in turn, brought by a large leakage voltage v LK , which together with other observations, yields the following voltage expressions: 
Moreover, since the conduction of D 3 ends when leakage current rises to current I in through L in , the duration ΔdT = t 3 − t 2 can be calculated from
where T is the switching period, and d = (t 2 − t 0 ) / T is the earlier defined ST duty ratio. where
When the equations in the four states now are defined, voltsecond balance respectively applies to L M , L o , and L in and gives
where
Further assuming that L K is small, and hence α ≈ 1 and ΔdT ≈ 0, concise expressions for the capacitor voltages and voltage gain B of the DA-YSI can be derived as
In contrast, the gain of the traditional YSI has earlier been derived as B = 1/(1 − Kd) in [9] , which, for the same d, is smaller than that of the DA-YSI. Alternatively, to generate the same gain, the DA-YSI will demand a smaller d, which must now vary within the following narrower range:
Even more importantly, its dc-link voltage has successfully been clamped by C 3 and C 4 during the NST states. Voltage spikes across its dc-link have hence been effectively lowered throughout the full switching period. The lowering of spikes can also be ensured by other topologies in Fig. 1 , which, for comprehensiveness, have their gains derived and listed in Table I . Different winding factor K expressions for those coupled inductors shown in Fig. 2 have also been summarized in Table II for an easier reference. Voltages and currents of the phase-leg formed by switches S 1 and S 2 are next shown in Fig. 8 , where it can be seen that the same positive ST current i st flows through both switches when their voltages are both zero. On the other hand, when in an NST state, only one switch current is nonzero, and will flow through the corresponding antiparallel diode if its value is negative. Fig. 9 then shows the input dc voltage V in , input dc current I in , output ac voltage v o , and output ac current i o , from which the peak ac voltage has been read to be 155 V. It is thus only 5 V less than its theoretically computed value, which is mostly attributed to the effects of the leakage inductance and the equivalent series resistance. The YSI is also tested on the same board for comparison. The duty ratio and modulation index are 0.2 and 0.8 for YSI, respectively, and the circuit parameters are the same with DA-YSI. Thus, the theoretical dc-link voltage is 200 V and output ac peak voltages are 160 V. Fig. 10 shows the V dc of DA-YSI and YSI. It can clearly be seen that the dc-link voltage spikes have been limited to small values in the DA-YSI, while the voltage spikes of the YSI is more than two times above the theoretical value of dc-link voltage. Measured efficiencies of both inverters are next shown in Fig. 11 , where the trend noted is efficiency of the DA-YSI is slightly lower than that of the YSI from around 100 to 265 W. Above that range, efficiency of the DA-YSI becomes higher, as the amount of leakage energy efficiently recycled becomes more prominent.
IV. EXPERIMENTAL RESULTS

Experiments
V. CONCLUSION
This letter presents a new family of CISIs, which in addition to inheriting all advantages offered by a coupled inductor, generate even higher gains with a specified ST duty ratio. Additionally and more importantly, by including a diode, an inductor and two capacitors to form an absorbing circuit, all proposed CISIs do not generate dangerously high dc-link voltage spikes, and are hence less prone to damages. This intended feature, together with the inverter voltage gain, has thoroughly been analyzed with a DA-YSI, which indeed, are in agreement with obtained experimental results.
